

16-Bit, 500 kSPS PulSAR® Dual, 2-Channel Simultaneous Sampling ADC

AD7654

FEATURES

Dual, 16-bit, 2-channel simultaneous sampling ADC 16-bits resolution with no missing codes

Throughput:

500 kSPS (Normal mode) 444 kSPS (Impulse mode)

INL: ±3.5 LSB max (±0.0053% of full scale)

SNR: 89 dB Typ @ 100 kHz THD: -100 dB @ 100 kHz

Analog input voltage range: 0 V to 5 V

No pipeline delay

Parallel and serial 5 V/3 V interface SPI®/QSPI™/MICROWIRE™/DSP-compatible

Single 5 V supply operation

Power dissipation: 120 mW typical

2.6 mW @ 10 kSPS

Package: 48-lead quad flatpack (LQFP) or 48-lead frame chip scale package (LFCSP)

Low cost

APPLICATIONS

AC motor control
3-phase power control
4-channel data acquisition
Uninterrupted power supplies
Communications

GENERAL DESCRIPTION

The AD7654¹ is a low cost, simultaneous sampling, dual-channel, 16-bit, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. It contains two low noise, wide bandwidth, track-and-hold amplifiers that allow simultaneous sampling, a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports. Each track-and-hold has a multiplexer in front to provide a 4-channel input ADC. The A0 multiplexer control input allows the choice of simultaneously sampling input pairs INA1/INB1 (A0 = High) or INA2/INB2 (A0 = Low). The part features a very high sampling rate mode (Normal) and, for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput. Operation is specified from −40°C to +85°C.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. PulSAR® Selection

| | | | 800 - | |
|-------------------------------|---------------|---------------|---------------|---------------|
| Type / kSPS | 100 - 250 | 500 - 570 | 1000 | >1000 |
| Pseudo | AD7660/61 | AD7650/52 | AD7653 | |
| Differential | AD7660/61 | AD7664/66 | <u>AD7667</u> | |
| True Bipolar | AD7663 | AD7665 | <u>AD7671</u> | _ |
| True Differential | AD7675 | <u>AD7676</u> | <u>AD7677</u> | <u>AD7621</u> |
| 18 Bit | <u>AD7678</u> | <u>AD7679</u> | <u>AD7674</u> | AD7641 |
| Multichannel/ Simultaneous | | AD7654 | <u>AD7655</u> | |

PRODUCT HIGHLIGHTS

- 1. Simultaneous sampling.
 - The AD7654 features two sample-and-hold circuits that allow simultaneous sampling. It provides 4-channel inputs.
- Fast throughput.
 - The AD7654 is a 500 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.
- Superior INL and No Missing Codes.
 The AD7654 has a maximum integral nonlinearity of 3.5 LSB with no missing 16-bit codes.
- Single-supply operation.
 The AD7654 operates from a single 5 V supply. In Impulse mode, its power dissipation decreases with throughput.
- Serial or parallel interface.
 Versatile parallel or 2-wire serial interface arrangement is compatible with both 3 V and 5 V logic.

¹ Patent Pending

TABLE OF CONTENTS

| Specifications | Power Supply | 17 |
|---|--|----|
| Timing Specifications | Power Dissipation | 17 |
| Absolute Maximum Ratings | Conversion Control | 18 |
| ESD Caution | Digital Interface | 18 |
| Pin Configuration and Function Descriptions | Parallel Interface | 18 |
| Definitions of Specifications | Serial Interface | 19 |
| Typical Performance Characteristics | Master Serial Interface Internal Clock | 20 |
| Application Information | Slave Serial Interface | 21 |
| Circuit Information | Microprocessor Interfacing | 23 |
| Modes of Operation | SPI Interface (ADSP-219x) | 23 |
| Transfer Functions | Application Hints | 24 |
| Typical Connection Diagram16 | Layout | 24 |
| Analog Inputs16 | Evaluating the AD7654's Performance | 24 |
| Input Channel Multiplexer16 | Outline Dimensions | 25 |
| Driver Amplifier Choice16 | Ordering Guide | 25 |
| Voltage Reference Input | | |
| REVISION HISTORY | | |
| 11/04—Rev. 0 to Rev. A | Changes to Conversion Control section | 18 |
| Changes to Figure 7 | Changes to Digital Interface section | 18 |
| Changes to Figure 18 | Updated Outline Dimensions | 25 |
| Changes to Figure 19 | 11/02—Revision 0: Initial Version | |
| Changes to Voltage Reference Input section | | |

SPECIFICATIONS

-40°C to +85°C, $V_{REF} = 2.5$ V, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.

Table 2.

| Parameter | Conditions | Min | Тур | Max | Unit |
|--|---|------|-------|--------------------|------------------|
| RESOLUTION | | 16 | | | Bits |
| ANALOG INPUT | | | | | |
| Voltage Range | $V_{\text{INx}} - V_{\text{INxN}}$ | 0 | | 2 V _{REF} | V |
| Common-Mode Input Voltage | V_{INxN} | -0.1 | | +0.5 | V |
| Analog Input CMRR | $f_{IN} = 100 \text{ kHz}$ | | 55 | | dB |
| Input Current | 500 kSPS throughput | | 45 | | μΑ |
| Input Impedance ¹ | | | | | |
| THROUGHPUT SPEED | | | | | |
| Complete Cycle | In Normal mode | | | 2 | μs |
| Throughput Rate | In Normal mode | 0 | | 500 | kSPS |
| Complete Cycle | In Impulse mode | | | 2.25 | μs |
| Throughput Rate | In Impulse mode | 0 | | 444 | kSPS |
| DC ACCURACY | | | | | |
| Integral Linearity Error | | -3.5 | | +3.5 | LSB ² |
| No Missing Codes | | 16 | | | Bits |
| Transition Noise | | | 0.7 | | LSB |
| Full-Scale Error ³ | T _{MIN} to T _{MAX} | | ±0.25 | ±0.5 | % of FSR |
| Full-Scale Error Drift ³ | | | ±2 | | ppm/°C |
| Unipolar Zero Error³ | T _{MIN} to T _{MAX} | | | ±0.25 | % of FSR |
| Unipolar Zero Error Drift ³ | | | ±0.8 | | ppm/°C |
| Power Supply Sensitivity | $AVDD = 5 V \pm 5\%$ | | 0.8 | | LSB |
| AC ACCURACY | | | | | |
| Signal-to-Noise | $f_{IN} = 20 \text{ kHz}$ | 88 | 90 | | dB ⁴ |
| | $f_{IN} = 100 \text{ kHz}$ | | 89 | | dB |
| Spurious-Free Dynamic Range | $f_{\text{IN}} = 100 \text{ kHz}$ | | 105 | | dB |
| Total Harmonic Distortion | $f_{IN} = 100 \text{ kHz}$ | | -100 | | dB |
| Signal-to-(Noise + Distortion) | $f_{IN} = 20 \text{ kHz}$ | 87.5 | 90 | | dB |
| | $f_{IN} = 100 \text{ kHz}$ | | 88.5 | | dB |
| | $f_{IN} = 100 \text{ kHz}$, -60 dB Input | | 30 | | dB |
| Channel-to-Channel Isolation | $f_{IN} = 100 \text{ kHz}$ | | -92 | | dB |
| –3 dB Input Bandwidth | | | 10 | | MHz |
| SAMPLING DYNAMICS | | | | | |
| Aperture Delay⁵ | | | 2 | | ns |
| Aperture Delay Matching⁵ | | | 30 | | ps |
| Aperture Jitter⁵ | | | 5 | | ps rms |
| Transient Response | Full-scale step | | | 250 | ns |
| REFERENCE | | | | | |
| External Reference Voltage Range | | 2.3 | 2.5 | AVDD/2 | V |
| External Reference Current Drain | 500 kSPS throughput | | 180 | | μΑ |
| DIGITAL INPUTS: | | | | | |
| Logic Levels | | | | | |
| V_{IL} | | -0.3 | | +0.8 | V |
| V_{IH} | | +2.0 | | OVDD + 0.3 | V |
| I _{IL} | | -1 | | +1 | μΑ |
| I _{IH} | | -1 | | +1 | μΑ |

| Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------------------|--------------------------------------|----------|------|-------|------|
| DIGITAL OUTPUTS | | | | | |
| Data Format ⁶ | | | | | |
| Pipeline Delay ⁷ | | | | | |
| V_{OL} | $I_{SINK} = 1.6 \text{ mA}$ | | | 0.4 | V |
| V _{OH} | $I_{SOURCE} = -500 \mu A$ | OVDD -0. | 2 | | V |
| POWER SUPPLIES | | | | | |
| Specified Performance | | | | | |
| AVDD | | 4.75 | 5 | 5.25 | V |
| DVDD | | 4.75 | 5 | 5.25 | V |
| OVDD | | 2.7 | | 5.258 | V |
| Operating Current ⁹ | 500 kSPS throughput | | | | |
| AVDD | | | 15.5 | | mA |
| DVDD | | | 8.5 | | mA |
| OVDD | | | 100 | | μΑ |
| Power Dissipation | 500 kSPS throughput ⁹ | | 120 | 135 | mW |
| | 10 kSPS throughput ¹⁰ | | 2.6 | | mW |
| | 444 kSPS throughput ¹⁰ | | 114 | 125 | mW |
| TEMPERATURE RANGE ¹¹ | | | | | |
| Specified Performance | T _{MIN} to T _{MAX} | -40 | | +85 | °C |

 $^{^{\}rm 1}$ See Analog Inputs section. $^{\rm 2}$ LSB means least significant bit. Within the 0 V to 5 V input range, one LSB is 76.294 V.

³ See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

⁴ All specifications in dB are referred to as full-scale input FS; tested with an input signal at 0.5 dB below full scale unless otherwise specified. ⁵ Sample tested during initial release. ⁶ Parallel or serial 16-bit.

⁷ Conversion results are available immediately after completed conversion.

 $^{^{8}}$ The maximum should be the minimum of 5.25 V and DVDD + 0.3 V.

⁹ In Normal mode; tested in parallel reading mode. ¹⁰ In Impulse mode; tested in parallel reading mode.

¹¹ Consult sales for extended temperature range.

TIMING SPECIFICATIONS

-40°C to +85°C, $V_{REF} = 2.5$ V, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.

Table 3.

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|-----------------------|--------|-------------|--------|------|
| Refer to Figure 22 and Figure 23 | - | | | | |
| Convert Pulse Width | t ₁ | 5 | | | ns |
| Time between Conversions | | | | | |
| (Normal Mode/Impulse Mode) | t ₂ | 2/2.25 | | | μs |
| CNVST Low to BUSY High Delay | t ₃ | | | 32 | ns |
| BUSY High All Modes Except in Master Serial Read after Convert Mode | | | | | |
| (Normal Mode/Impulse Mode) | t ₄ | | | 1.75/2 | μs |
| Aperture Delay | t ₅ | | 2 | | ns |
| End of Conversions to BUSY Low Delay | t 6 | 10 | | | ns |
| Conversion Time | | | | | |
| (Normal Mode/Impulse Mode) | t ₇ | | | 1.75/2 | μs |
| Acquisition Time | t ₈ | 250 | | | ns |
| RESET Pulse Width | t ₉ | 10 | | | ns |
| CNVST Low to High Delay | t ₁₀ | | | 30 | ns |
| EOC High for Channel A Conversion | | | | | |
| (Normal Mode/Impulse Mode) | t ₁₁ | | | 1/1.25 | μs |
| EOC Low after Channel A Conversion | t ₁₂ | 45 | | | ns |
| EOC High for Channel B Conversion | t ₁₃ | | | 0.75 | μs |
| Channel Selection Setup Time | t ₁₄ | 250 | | | ns |
| Channel Selection Hold Time | t ₁₅ | 230 | | 30 | ns |
| Refer to Figure 24 to Figure 28 (Parallel Interface Modes) | 113 | | | | 1.15 |
| CNVST Low to DATA Valid Delay | t ₁₆ | | | 1.75/2 | μs |
| DATA Valid to BUSY Low Delay | t ₁₇ | 14 | | | ns |
| Bus Access Request to DATA Valid | t ₁₈ | ' ' | | 40 | ns |
| Bus Relinquish Time | t ₁₉ | 5 | | 15 | ns |
| A/B Low to Data Valid Delay | t ₂₀ | | | 40 | ns |
| Refer to Figure 29 and Figure 30 (Master Serial Interface Modes) | •20 | | | | 113 |
| CS Low to SYNC Valid Delay | t ₂₁ | | | 10 | ns |
| CS Low to STNC Valid Delay CS Low to Internal SCLK Valid Delay ¹ | | | | 10 | ns |
| <u> </u> | t ₂₂ | | | | |
| CS Low to SDOUT Delay | t ₂₃ | | | 10 | ns |
| CNVST Low to SYNC Delay (Read during Convert) | | | | | |
| (Normal Mode/Impulse Mode) | t ₂₄ | | 250/500 | | ns |
| SYNC Asserted to SCLK First Edge Delay | t ₂₅ | 3 | | | ns |
| Internal SCK Period ² | t ₂₆ | 23 | | 40 | ns |
| Internal SCLK High ² | t ₂₇ | 12 | | | ns |
| Internal SCLK Low ² | t ₂₈ | 7 | | | ns |
| SDOUT Valid Setup Time ² | t ₂₉ | 4 | | | ns |
| SDOUT Valid Hold Time ² | t ₃₀ | 2 | | | ns |
| SCLK Last Edge to SYNC Delay ² | t ₃₁ | 1 | | 10 | ns |
| CS High to SYNC HI-Z | t ₃₂ | | | 10 | ns |
| CS High to Internal SCLK HI-Z | t ₃₃ | | | 10 | ns |
| CS High to SDOUT HI-Z | t ₃₄ | | | 10 | ns |
| BUSY High in Master Serial Read after Convert ² | t ₃₅ | | See Table 4 | | |
| CNVST Low to SYNC Asserted Delay | | | | | |
| (Normal Mode/Impulse Mode) | t ₃₆ | | 0.75/1 | | μs |
| SYNC Deasserted to BUSY Low Delay | t ₃₇ 25 | | | | ns |

| Parameter | Symbol | Min | Тур | Max | Unit |
|---|-----------------|-----|-----|-----|------|
| Refer to Figure 32 and Figure 33 (Slave Serial Interface Modes) | | | | | |
| External SCLK Setup Time | t ₃₈ | 5 | | | ns |
| External SCLK Active Edge to SDOUT Delay | t ₃₉ | 3 | | 18 | ns |
| SDIN Setup Time | t ₄₀ | 5 | | | ns |
| SDIN Hold Time | t ₄₁ | 5 | | | ns |
| External SCLK Period | t ₄₂ | 25 | | | ns |
| External SCLK High | t ₄₃ | 10 | | | ns |
| External SCLK Low | t ₄₄ | 10 | | | ns |

 $^{^1}$ In serial interface modes, the SYNC, SCLK, and ADOUT timings are defined with a maximum load C_L of 10 pF; other wise C_L is 60 pF maximum. 2 In serial master read during convert mode. See Table 4 for serial master read after convert mode.

Table 4. Serial Clock Timings in Master Read after Convert

| DIVSCLK[1] | | 0 | 0 | 1 | 1 | |
|---------------------------------------|------------------------|------|------|------|-------|------|
| DIVSCLK[0] | Symbol | 0 | 1 | 0 | 1 | Unit |
| SYNC to SCLK First Edge Delay Minimum | t ₂₅ | 3 | 17 | 17 | 17 | ns |
| Internal SCLK Period Minimum | t ₂₆ | 25 | 50 | 100 | 200 | ns |
| Internal SCLK Period Typical | t ₂₆ | 40 | 70 | 140 | 280 | ns |
| Internal SCLK High Minimum | t ₂₇ | 12 | 22 | 50 | 100 | ns |
| Internal SCLK Low Minimum | t ₂₈ | 7 | 21 | 49 | 99 | ns |
| SDOUT Valid Setup Time Minimum | t ₂₉ | 4 | 18 | 18 | 18 | ns |
| SDOUT Valid Hold Time Minimum | t ₃₀ | 2 | 4 | 30 | 80 | ns |
| SCLK Last Edge to SYNC Delay Minimum | t ₃₁ | 1 | 3 | 30 | 80 | ns |
| Busy High Width Maximum (Normal) | t ₃₅ | 3.25 | 4.25 | 6.25 | 10.75 | μs |
| Busy High Width Maximum (Impulse) | t ₃₅ | 3.5 | 4.5 | 6.5 | 11 | μs |

ABSOLUTE MAXIMUM RATINGS

Table 5.

| Parameter | Values |
|--|-------------------------------|
| Analog Input | |
| INAx ¹ , INBx ¹ , REFx, INxN, REFGND | AVDD +0.3 V to AGND -0.3 V |
| Ground Voltage Differences | |
| AGND, DGND, OGND | ±0.3 V |
| Supply Voltages | |
| AVDD, DVDD, OVDD | −0.3 V to +7 V |
| AVDD to DVDD, AVDD to OVDD | ±7 V |
| DVDD to OVDD | −0.3 V to +7 V |
| Digital Inputs | -0.3 V to DVDD + 0.3 V |
| Internal Power Dissipation ² | 700 mW |
| Internal Power Dissipation ³ | 2.5 W |
| Junction Temperature | 150°C |
| Storage Temperature Range | −65°C to +150°C |
| Lead Temperature Range | |
| (Soldering 10 sec) | 300°C |

¹ See Analog Inputs section.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 2. Load Circuit for Digital Interface Timing. SDOUT, SYNC, SCLK Outputs, $C_L = 10 \text{ pF}$




Figure 3. Voltage Reference Levels for Timing

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



² Specification is for device in free air: 48-lead LQFP: $\theta_{JA} = 91^{\circ}\text{C/W}$, $\theta_{JC} = 30^{\circ}\text{C/W}$.

 $^{^3}$ Specification is for device in free air: 48-lead LFCSP: $\theta_{JA} = 26^{\circ}\text{C/W}.$

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. 48-Lead LQFP (ST-48) and 48-Lead LFCSP (CP48)

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Type ¹ | Description |
|-----------|--------------|-------------------|--|
| 1, 47, 48 | AGND | Р | Analog Power Ground Pin. |
| 2 | AVDD | P | Input Analog Power Pin. Nominally 5 V. |
| 3 | A0 | DI | Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted. |
| 4 | BYTESWAP | DI | Parallel Mode Selection (8 bit, 16 bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0]. |
| 5 | A/B | DI | Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH, the data from Channel A is read. In serial mode, when HIGH, Channel A is output first followed by Channel B. When LOW, Channel B is output first followed by Channel A. |
| 6, 20 | DGND | Р | Digital Power Ground. |
| 7 | IMPULSE | DI | Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate. |
| 8 | SER/PAR | DI | Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port. |
| 9, 10 | D[0:1] | DO | Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance. |
| 11, 12 | D[2:3] or | DI/O | When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus. |
| | DIVSCLK[0:1] | | When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is the serial master read after |
| | | | convert mode, these inputs, part of the serial port, are used to slow down if desired the internal serial clock that clocks the data output. In the other serial modes, these inputs are not used. |
| 13 | D[4] | DI/O | When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. |
| | or EXT/INT | | When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing |
| | OI EXIT, III | | the internal or an external data clock, called respectively, master and slave mode. With EXT/INT tied LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input. |
| 14 | D[5] | DI/O | When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. |
| | or INVSYNC | | When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW. |

| Pin No. | Mnemonic | Type ¹ | Description |
|----------|-------------|-------------------|--|
| 15 | D[6] | DI/O | When SER/PAR is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus. |
| | or INVSCLK | | When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in |
| | | | both Master and Slave modes. |
| 16 | D[7] | DI/O | When SER/PAR is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. |
| | or RDC/SDIN | | When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a |
| | | | read mode selection input, depending on the state of EXT/INT. |
| | | | When EXT/INT is HIGH, RDC/SDIN can be used as a data input to daisy-chain the conversion results |
| | | | from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on SDOUT with a delay of 32 SCLK periods after the initiation of the read sequence. |
| | | | When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the previous data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete. |
| 17 | OGND | Р | Input/Output Interface Digital Power Ground. |
| 18 | OVDD | P | Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V). |
| 19, 36 | DVDD | Р | Digital Power. Nominally at 5 V. |
| 21 | D[8] | DO | When SER/PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. |
| | or SDOUT | | When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in a 32-bit on-chip register. The AD7654 provides the two conversion results, MSB first, from its internal shift register. The order of channel outputs is controlled by A/B. In serial mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. |
| | | | In Serial Mode, when EXT/INT is HIGH: |
| | | | If INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge. |
| | | | If INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge. |
| 22 | D[9] | DI/O | When SER/PAR is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus. |
| | or SCLK | | When SER/PAR is HIGH, this pin, part of the <u>serial</u> port, is used as a serial data clock input or output, dependent upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends on the logic state of the INVSCLK pin. |
| 23 | D[10] | DO | When SER/PAR is LOW, this output is used as Bit 10 of the Parallel Port Data Output Bus. |
| | or SYNC | | When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = Logic LOW). |
| | | | When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and frames SDOUT. After the first channel is output, SYNC is pulsed LOW. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while SDOUT output is valid. After the first channel is output, SYNC is pulsed HIGH. |
| 24 | D[11] | DO | When SER/PAR is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus. |
| | or RDERROR | | When SER/PAR is HIGH and EXT/INT is HIGH, this output, part of the serial port, is used as an incomplete read error flag. In Slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH. |
| 25 to 28 | D[12:15] | DO | Bit 12 to Bit 15 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance. |
| 29 | BUSY | DO | Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the two conversions are complete and the data is latched into the on-chip shift register. The falling edge of BUSY can be used as a data ready clock signal. |
| 30 | EOC | DO | End of Convert Output. Goes LOW at each channel conversion. |
| 31 | RD | DI | Read Data. When \overline{CS} and \overline{RD} are both LOW, the interface parallel or serial output bus is enabled. |
| 32 | CS | DI | Chip Select. When \overline{CS} and \overline{RD} are both LOW, the interface parallel or serial output bus is enabled. \overline{CS} is also used to gate the external serial clock. |
| 33 | RESET | DI | Reset Input. When set to a logic HIGH, reset the AD7654. Current conversion if any is aborted. If not used, this pin could be tied to DGND. |
| 34 | PD | DI | Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed. |

| Pin No. | Mnemonic | Type ¹ | Description |
|---------|------------|-------------------|---|
| 35 | CNVST | DI | Start Conversion. A falling edge on $\overline{\text{CNVST}}$ puts the internal sample-and-hold into the hold state and initiates a conversion. In impulse mode (IMPULSE = HIGH), if $\overline{\text{CNVST}}$ is held LOW when the acquisition phase (t ₈) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started. |
| 37 | REF | Al | This input pin is used to provide a reference to the converter. |
| 38 | REFGND | Al | Reference Input Analog Ground. |
| 39, 41 | INB1, INB2 | Al | Channel B Analog Inputs. |
| 40, 45 | INBN, INAN | Al | Analog Inputs Ground Senses. Allow to sense each channel ground independently. |
| 42, 43 | REFB, REFA | Al | These inputs are the references applied to Channel A and Channel B, respectively. |
| 44, 46 | INA2, INA1 | Al | Channel A Analog Inputs. |

 $^{^{1}}$ Al = analog input; DI = digital input; DI/O = bidirectional digital; DO = digital output; P = power.

DEFINITIONS OF SPECIFICATIONS

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Full-Scale Error

The last transition (from 111...10 to 111...11) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

Unipolar Zero Error

In unipolar mode, the first transition should occur at a level 1/2 LSB above analog ground. The unipolar zero error is the deviation of the actual transition from that point.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels, between the rms amplitude of the input signal and the peak spurious signal.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-(Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula:

$$ENOB = ((SINAD_{dB} - 1.76) / 6.02)$$

and is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Aperture Delay

Aperture delay is a measure of acquisition performance and is measured from the falling edge of the CNVST input to when the input signals are held for a conversion.

Transient Response

The time required for the AD7654 to achieve its rated accuracy after a full-scale step function is applied to its input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Integral Nonlinearity vs. Code




Figure 6. Histogram of 16,384 Conversions of a DC Input at the Code Transition




Figure 7. FFT Plot




Figure 8. Differential Nonlinearity vs. Code




Figure 9. Histogram of 16,384 Conversions of a DC Input at the Code Center




Figure 10. SNR, THD vs. Temperature




Figure 11. SNR, SINAD, and ENOB vs. Frequency




Figure 12. SNR and SINAD vs. Input Level (Referred to Full Scale)




Figure 13. THD, Harmonics, Crosstalk, and SFDR vs. Frequency




Figure 14. Full Scale and Zero Error vs. Temperature




Figure 15. Operating Currents vs. Sample Rate




Figure 16. Typical Delay vs. Load Capacitance CL

APPLICATION INFORMATION

CIRCUIT INFORMATION

The AD7654 is a very fast, low power, single-supply, precise simultaneous sampling 16-bit analog-to-digital converter (ADC).

The AD7654 provides the user with two on-chip track-and-hold, successive approximation ADCs that do not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications. The AD7654 can also be used as a 4-channel ADC with two pairs simultaneously sampled.

The AD7654 can be operated from a single 5 V supply and be interfaced to either 5 V or 3 V digital logic. It is housed in 48-lead LQFP or tiny 48-lead LFCSP packages that combine space savings and allow flexible configurations as either a serial or parallel interface. The AD7654 is pin-to-pin compatible with PulSAR ADCs.

MODES OF OPERATION

The AD7654 features two modes of operation, Normal and Impulse. Each of these modes is more suitable for specific applications.

The Normal mode is the fastest mode (500 kSPS). Except when it is powered down (PD = HIGH), the power dissipation is almost independent of the sampling rate.

The Impulse mode, the lowest power dissipation mode, allows power saving between conversions. The maximum throughput in this mode is 444 kSPS. When operating at 10 kSPS, for example, it typically consumes only 2.6 mW. This feature makes the AD7654 ideal for battery-powered applications.

TRANSFER FUNCTIONS

The AD7654 data format is straight binary. The ideal transfer characteristic for the AD7654 is shown in Figure 17 and Table 7. The LSB size is $2*V_{REF}/65536$, which is about 76.3 μ V.





Figure 17. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

| Description | Analog Input V _{REF} = 2.5 V | Digital Output Code |
|------------------|--|---------------------|
| FSR – 1 LSB | 4.999924 V | 0xFFFF ¹ |
| FSR – 2 LSB | 4.999847 V | 0xFFFE |
| Midscale + 1 LSB | 2.500076 V | 0x8001 |
| Midscale | 2.5 V | 0x8000 |
| Midscale – 1 LSB | 2.499924 V | 0x7FFF |
| –FSR + 1 LSB | –76.29 μV | 0x0001 |
| –FSR | 0 V | 0x0000 ² |

¹ This is also the code for overrange analog input (V_{INX} – V_{INXN} above 2 × (V_{REF} - V_{REFGND})).

 $^{^2}$ This is also the code for underrange analog input (V_{INx} below V_{INxN}).



- 1. SEE VOLTAGE REFERENCE INPUT SECTION.
- 1. SEE VOLTAGE REFERENCE INFUT SECTION. 2. WITH THE RECOMMENDED VOLTAGE REFERENCES, C_{REF} IS $47\mu F$. SEE VOLTAGE REFERENCE INPUT SECTION. 3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.
- 3. OPTIONAL CIRCUITRY FOR HARDWARE GAIN CALIBRATION.
 4. THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.
- 5. SEE ANALOG INPUTS SECTION.
- 6. OPTIONAL, SEE POWER SUPPLY SECTION.
- 7. OPTIONAL LOW JITTER CNVST. SEE CONVERSION CONTROL SECTION.

Figure 18. Typical Connection Diagram (Serial Interface)

TYPICAL CONNECTION DIAGRAM

Figure 18 shows a typical connection diagram for the AD7654. Different circuitry shown on this diagram is optional and is discussed below.

ANALOG INPUTS

Figure 19 shows a simplified analog input section of the AD7654.




Figure 19. Simplified Analog Input

The diodes shown in Figure 19 provide ESD protection for the inputs. Care must be taken to ensure that the analog input signal never exceeds the absolute ratings on these inputs. This causes these diodes to become forward biased and start conducting current. These diodes can handle a forward-biased current of 120 mA maximum. This condition could eventually occur when the input buffer's (U1) or (U2) supplies are different from AVDD. In such case, an input buffer with a short-circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between INx and INxN. Unlike other converters, the INxN is sampled at the same time as the INx input. By using these differential inputs, small signals common to both inputs are rejected.

During the acquisition phase, for ac signals, the AD7654 behaves like a one-pole RC filter consisted of the equivalent resistance $R_{\text{A}},\,R_{\text{B}},$ and $C_{\text{S}}.$ The resistors R_{A} and R_{B} are typically 500 Ω and are a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C_{S} is typically 32 pF and is mainly the ADC sampling capacitor. This one-pole filter with a typical -3 dB cutoff frequency of 10 MHz reduces undesirable aliasing effect and limits the noise coming from the inputs.

Since the input impedance of the AD7654 is very high, the AD7654 can be driven directly by a low impedance source without gain error. To further improve the noise filtering of the AD7654 analog input circuit, an external one-pole RC filter between the amplifier output and the ADC input as shown in Figure 18 can be used. However, the source impedance has to be kept low because it affects the ac performance, especially the

total harmonic distortion. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD degrades with increase of the source impedance.

INPUT CHANNEL MULTIPLEXER

The AD7654 allows the choice of simultaneously sampling the inputs pairs INA1/INB1 or INA2/INB2 with the A0 multiplexer input. When A0 is low, the input pairs INA1/INB1 are selected and when A0 is high the input pairs INA2/INB2 are selected. Note that INAx is always converted before INBx regardless of the state of the digital interface channel selection A/B pin. It should be noted that the channel selection control A0 should not be changed during the acquisition phase of the converter.

DRIVER AMPLIFIER CHOICE

Although the AD7654 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7654 analog input circuit together must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% or 0.01% is more commonly specified. It could significantly differ from the settling time at a 16-bit level and, therefore, it should be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high gain bandwidth, meets this settling time requirement even when used with a high gain of up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible to preserve the SNR and transition noise performance of the AD7654. The noise coming from the driver is filtered by the AD7654 analog input circuit onepole low-pass filter made by R_A, R_B, and C_S. The SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{56}{\sqrt{56^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

 $f_{-3\,dB}$ is the -3 dB input bandwidth in MHz of the AD7654 (10 MHz) or the cutoff frequency of the input filter if any is used.

N is the noise factor of the amplifier (1 if in buffer configuration). e_N is the equivalent input noise voltage of the op amp in nV/\sqrt{Hz} .

For instance, a driver with an equivalent input noise of $2 \text{ nV}/\sqrt{\text{Hz}}$ like the AD8021 and configured as a buffer, thus with a noise gain of +1, degrades the SNR by only 0.03 dB with the filter in Figure 18, and 0.09 dB without.

• The driver needs to have a THD performance suitable to that of the AD7654.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type. The AD8022 could be used where a dual version is needed and a gain of +1 is used.

The AD829 is another alternative where high frequency (above 100 kHz) performance is not required. In a gain of +1, it requires an 82 pF compensation capacitor.

The AD8610 is another option where low bias current is needed in low frequency applications.

VOLTAGE REFERENCE INPUT

The AD7654 requires an external 2.5 V reference. The reference input should be applied to REF, REFA, and REFB. The voltage reference input REF of the AD7654 has a dynamic input impedance; it should therefore be driven by a low impedance source with an efficient decoupling. This decoupling depends on the choice of the voltage reference but usually consists of a 1 μF ceramic capacitor and a low ESR tantalum capacitor connected to the REFA, REFB, and REFGND inputs with minimum parasitic inductance. 47 μF is an appropriate value for the tantalum capacitor when using one of the recommended reference voltages:

- The low noise, low temperature drift AD780 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7654s with one voltage reference source, it is recommended that the reference source drives each ADC in a "star" configuration with individual decoupling placed as close as possible to the REF/REFGND inputs. Also, it is recommended that a buffer, such as the AD8031/32, be used in this configuration.

Care should be taken with the reference temperature coefficient of the voltage reference, which directly affects the full-scale accuracy if this parameter is applicable. For instance, a 15 ppm/°C tempco of the reference changes the full-scale accuracy by 1 LSB/°C.

POWER SUPPLY

The AD7654 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and DVDD + 0.3 V. To reduce the number of supplies needed, the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in Figure 18. The AD7654 is

independent of power supply sequencing, once OVDD does not exceed DVDD by more than 0.3 V, and thus free from supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 20.




Figure 20. PSRR vs. Frequency

POWER DISSIPATION

In Impulse mode, the AD7654 automatically reduces its power consumption at the end of each conversion phase. During the acquisition phase, the operating currents are very low, which allows significant power savings when the conversion rate is reduced, as shown in Figure 21. This feature makes the AD7654 ideal for very low power battery applications.

It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power rails (i.e., DVDD and DGND), and OVDD should not exceed DVDD by more than 0.3 V.




Figure 21. Power Dissipation vs. Sample Rate

CONVERSION CONTROL

Figure 22 shows the detailed timing diagrams of the conversion process. The AD7654 is controlled by the signal \overline{CNVST} , which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input, PD, until the conversion is complete. The \overline{CNVST} signal operates independently of the \overline{CS} and \overline{RD} signals.




Figure 22. Basic Conversion Timing

Although $\overline{\text{CNVST}}$ is a digital signal, it should be designed with special care with fast, clean edges and levels, and with minimum overshoot and undershoot or ringing.

For applications where the SNR is critical, the $\overline{\text{CNVST}}$ signal should have very low jitter. Some solutions to achieve this are to use a dedicated oscillator for $\overline{\text{CNVST}}$ generation or, at least, to clock it with a high frequency low jitter clock, as shown in Figure 18.

In Impulse mode, conversions can be automatically initiated. If CNVST is held low when BUSY is low, the AD7654 controls the acquisition phase and automatically initiates a new conversion. By keeping CNVST low, the AD7654 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes low. Also, at power-up, CNVST should be brought low once to initiate the conversion process. In this mode, the AD7654 could sometimes run slightly faster than the guaranteed limits in the Impulse mode of 444 kSPS. This feature does not exist in Normal mode.

DIGITAL INTERFACE

The AD7654 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7654 digital interface accommodates either 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7654 to the host system interface digital supply.

The two signals $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control the interface. When at least one of these signals is high, the interface outputs are in high impedance. Usually, $\overline{\text{CS}}$ allows the selection of each AD7654 in multicircuit applications and is held low in a single AD7654 design. $\overline{\text{RD}}$ is generally used to enable the conversion result on the data bus. In parallel mode, signal A/\overline{B} allows the choice of reading either the output of Channel A or Channel B, whereas in serial mode, signal A/\overline{B} controls which channel is output first.

Figure 23 details the timing when using the RESET input. Note the current conversion, if any, is aborted and the data bus is high impedance while RESET is high.




Figure 23. Reset Timing

PARALLEL INTERFACE

The $\overline{AD7}654$ is configured to use the parallel interface when $\overline{SER/PAR}$ is held low.

Master Parallel Interface

Data can be read continuously by tying \overline{CS} and \overline{RD} low, thus requiring minimal microprocessor connections. However, in this mode the data bus is always driven and cannot be used in shared bus applications (unless the device is held in RESET). Figure 24 details the timing for this mode.




Figure 24. Master Parallel Data Timing for Reading (Continuous Read)

Slave Parallel Interface

In Slave Parallel Reading mode, the data can be read either after each conversion, which is during the next acquisition phase or during the other channel's conversion, or during the following conversion as shown in Figure 25 and Figure 26 respectively. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 25. Slave Parallel Data Timing for Reading (Read after Convert)




Figure 26. Slave Parallel Data Timing for Reading (Read during Convert)

8-Bit Interface (Master or Slave)

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 27, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is low. When BYTESWAP is high, the LSB and MSB bytes are swapped, the LSB is output on D[15:8], and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in two bytes on either D[15:8] or D[7:0].




Figure 27. 8-Bit Parallel Interface

Channel A/\overline{B} Output

The A/\overline{B} input controls which channel's conversion results (INAx or INBx) will be output on the data bus. The functionality of A/\overline{B} is detailed in Figure 28. When high, the data from Channel A is available on the data bus. When low, the data from Channel B is available on the bus. Note that Channel A can be read immediately after conversion is done (\overline{EOC}), while Channel B is still in its converting phase.




Figure 28. A/\overline{B} Channel Reading

SERIAL INTERFACE

The AD7654 is configured to use the serial interface when the SER/PAR is held high. The AD7654 outputs 32 bits of data, MSB first, on the SDOUT pin. The order of the channels being output is also controlled by A/B. When high, Channel A is output first; when low, Channel B is output first. Unlike in parallel mode, Channel A data is updated only after Channel B conversion. This data is synchronized with the 32 clock pulses provided on the SCLK pin.

MASTER SERIAL INTERFACE Internal Clock

The AD7654 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held low. The AD7654 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. The output data is valid on both the rising and falling edge of the data clock. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 29 and Figure 30 show the detailed timing diagrams of these two modes.

Usually, because the AD7654 is used with a fast throughput, the Master-Read-During-Convert mode is the most recommended serial mode when it can be used. In this mode, the serial clock

and data toggle at appropriate instants, which minimize potential feedthrough between digital activity and the critical conversion decisions. The SYNC signal goes low after the LSB of each channel has been output. Note that in this mode, the SCLK period changes since the LSBs require more time to settle, and the SCLK is derived from the SAR conversion clock.

In Master-Read-After-Convert mode, it should be noted that unlike in other modes, the signal BUSY returns low after the 32 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width. One advantage of this mode is that it can accommodate slow digital hosts because the serial clock can be slowed down by using DIVSCLK.




Figure 29. Master Serial Data Timing for Reading (Read after Convert)




Figure 30. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)

SLAVE SERIAL INTERFACE External Clock

The AD7654 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held high. In this mode, several methods can be used to read the data. The external serial clock is gated by CS. When both CS and RD are low, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally high or normally low when inactive. Figure 32 and Figure 33 show the detailed timing diagrams of these methods.

While the AD7654 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase of each channel because the AD7654 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is provided, it is a discontinuous clock that is toggling only when BUSY is low or, more importantly, that it does not transition during the latter half of $\overline{\rm EOC}$ high.

External Discontinuous Clock Data Read After Convert

Though the maximum throughput cannon be achieved in this mode, it is the most recommended of the serial slave modes. Figure 32 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning low, the conversion results can be read while both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are low. Data is shifted out from both channels' MSB first, with 32 clock pulses, and is valid on both rising and falling edges of the clock.

Among the advantages of this method is the fact that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 40MHz, which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7654 provides a daisy-chain feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when it is desired, as it is for instance, in isolated multiconverter applications. An example of the concatenation of two devices is shown in

Figure 31. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter follows the LSB of the downstream converter on the next SCLK cycle.




Figure 31. Two AD7654s in a Daisy-Chain Configuration

External Clock Data Read (Previous) During Convert

Figure 33 shows the detailed timing diagrams of this method. During a conversion, while both $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are low, the result of the previous conversion can be read. The data is shifted out, MSB first, with 32 clock pulses, and is valid on both rising and falling edges of the clock. The 32 bits have to be read before the current conversion is completed; otherwise, RDERROR is pulsed high and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode, and RDC/SDIN input should always be tied either high or low.

To reduce performance degradation due to digital activity, a fast discontinuous clock (at least 32MHz in Impulse mode and 40MHz in Normal mode) is recommended to ensure that all of the bits are read during the first half of each conversion phase $(\overline{EOC}\ high, t_{11}, t_{12})$.

It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion has been initiated. This allows the use of a slower clock speed like 26 MHz in Impulse mode and d 30 MHz in Normal mode.




Figure 32. Slave Serial Data Timing for Reading (Read after Convert)




Figure 33. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)

MICROPROCESSOR INTERFACING

The AD7654 is ideally suited for traditional dc measurement applications supporting a microprocessor, and for ac signal processing applications interfacing to a digital signal processor. The AD7654 is designed to interface with either a parallel 8-bit or 16-bit wide interface, a general-purpose serial port, or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7654 to prevent digital noise from coupling into the ADC. The following section illustrates the use of the AD7654 with an SPI-equipped DSP, the ADSP-219x.

SPI INTERFACE (ADSP-219X)

Figure 34 shows an interface diagram between the AD7654 and the SPI equipped ADSP-219x. To accommodate the slower speed of the DSP, the AD7654 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The 32-bit output data is read with two serial peripheral interface (SPI) 16-bit wide access. The reading process can be initiated in response to the end-of-conversion signal (BUSY going low) using an interrupt

line of the DSP. The serial inter-face (SPI) on the ADSP-219x is configured for master mode—(MSTR) = 1, Clock Polarity bit (CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt Enable (TIMOD) = 00—by writing to the SPI control register (SPICLTx). To meet all timing requirements, the SPI clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1 μ s. When a higher sampling rate is desired, use of one of the parallel interface modes is recommended.




Figure 34. Interfacing the AD7654 to SPI Interface

APPLICATION HINTS

LAYOUT

The AD7654 has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7654 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7654, or as close as possible to the AD7654. If the AD7654 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7654.

Running digital lines under the device should be avoided since these couple noise onto the die. The analog ground plane should be allowed to run under the $\overline{AD7654}$ to avoid noise coupling. Fast switching signals like \overline{CNVST} or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This reduces the effect of crosstalk through the board.

The power supply lines to the AD7654 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supply's impedance presented to the AD7654 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supply pin—AVDD, DVDD, and

OVDD—close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 μF capacitors should be located near the ADC to further reduce low frequency ripple.


The DVDD supply of the AD7654 can be a separate supply or can come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy or when fast switching digital signals are present, if no separate supply is available, the user should connect DVDD to AVDD through an RC filter (see Figure 18) and the system supply to OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The AD7654 has five different ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and, because it carries pulsed currents, should be a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

EVALUATING THE AD7654'S PERFORMANCE


A recommended layout for the AD7654 is outlined in the documentation of the evaluation board for the EVAL-AD7654CB. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL-BRD2.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026BBC

Figure 35. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

Figure 36. 48-Lead Lead Frame Chip Scale Package [LFCSP] (CP-48) Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | |
|--------------------------------|-------------------|---------------------------------------|----------------|--|
| AD7654AST | -40°C to +85°C | Low Profile Quad Flat Package [LQFP] | ST-48 | |
| AD7654ASTRL | −40°C to +85°C | Low Profile Quad Flat Package [LQFP] | ST-48 | |
| AD7654ACP | -40°C to +85°C | Lead Frame Chip Scale Package [LFCSP] | CP-48 | |
| AD7654ACPRL | -40°C to +85°C | Lead Frame Chip Scale Package [LFCSP] | CP-48 | |
| EVAL-AD7654CB ¹ | | Evaluation Board | | |
| EVAL-CONTROL BRD2 ² | | Controller Board | | |

¹ This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL-BRD2 for evaluation/demonstration purposes.

² This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

| AD7654 | | | |
|----------|--|--|--|
| AU / 034 | | | |